

Date: 20/01/2023

## **Delhi Technological University**

Visit - http://exam.dtu.ac.in

Notification No.

1517

Sem: I

(Formerly Delhi College of Engineering) **Regular Result Notification** 

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOVEMBER, 2022 IS DECLARED AS UNDER: -

**Program: Master of Technology** 

Branch: VLSI Design & Embedded System

TC: Total Credits DT : Detained AB : Absent RL: Result Later RW: Result Withdrawn

VLS501: ANALOG IC DESIGN VLS503: DIGITAL CMOS IC DESIGN VLS5401: Digital Design With HDL (VERILOG) VLS5307: Organic and Flexible Electronics

VLS5201 : S	Seminar													
Sr.No	Name	Roll No.	VLS501	VLS503	VLS5401	VLS5307	VLS5201					TC	SGPA	Papers Failed
		Credits	4	4	4	3	2							
1	RAVINDER KAUR	2K22/VLS/10	В	B+	B+	B+	B+					17	6.76	
VLS501 : AN	NALOG IC DESIGN	VLS503 : DIC		VLS5	3401 : Digital I	Design With I	HDL (VERILO	G)	VLS6401 : Mixed Signal Design					
VLS5307 : C	Organic and Flexible Electronics	Al5201 : Sen		VLS5	201 : Semina	ır			VLS6207 : Selected topics in VLSI					
Sr.No	Name	Roll No.	VLS501	VLS503	VLS5401	VLS6401	VLS5307	AI5201	VLS5201	VLS6207		TC	SGPA	Papers Failed
		Credits	4	4	4	4	3	2	2	2				
2	NAKKA SRI Krishna CHAITANYA	2K22/VLS/08	Α	A+	Α	Α	Α	A+	A+	Α		25	8.32	

Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC B.tech(Eve.) within 15 days of declaration of result, in the prescribed proforma.

TC: Total Credits

# **Delhi Technological University**

Visit - http://exam.dtu.ac.in

Notification No.

1517

Sem: I

(Formerly Delhi College of Engineering)
Regular Result Notification

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOVEMBER, 2022 IS DECLARED AS UNDER: -

**Program: Master of Technology** 

Branch: VLSI Design & Embedded System

DT : Detained AB : Absent RL : Result Later RW : Result Withdrawn

VLS501 : ANALOG IC DESIGN VLS503 : DIGITAL CMOS IC DESIGN VLS5401 : Digital Design With HDL (VERILOG) VLS6401 : Mixed Signal Design

/LS5307 : C	Organic and Flexible Electronics	VLS5201 : S	Seminar			VLS	6207 : Selecte	ed topics in VI	SI			
Sr.No	Name	Roll No.	VLS501	VLS503	VLS5401	VLS6401	VLS5307	VLS5201	VLS6207		тс	S
3	ANKIT RAJ	Credits 2K22/VLS/01	4 B+	4 B+	4 A	4 B	3 B	2 B+	2 B+	2	23	6.8
4	BHARGAV SINGH	2K22/VLS/02	B+	В	B+	В	В	А	B+	2	23	6.
5	BHUVNESH SINGH	2K22/VLS/03	B+	А	Α	A	В	B+	A	2	23	7.4
6	DEAVERCHIT SINGH BAGHEL	2K22/VLS/04	0	A+	A+	A+	A+	A+	A+	2	23	9.17
7	FARHEEN SAFDAR	2K22/VLS/05	0	0	A+	A+	0	A+	A+	2	23	9.48
<b>;</b>	KUNAL RUPRAJ JAGTAP	2K22/VLS/06	В	В	B+	B+	В	A	B+	2	23	6.61
9	MAYANK KAUSHIK	2K22/VLS/07	A	A+	B+	A	B+	A	A+	2	23	7.96
10												
10	NISHANT SHARMA	2K22/VLS/09	A+	A	A+	0	A	A+	B+		23	8.70 8.61
	RICHA DUBEY	2K22/VLS/11	A+	Α	A+	A+	Α	Α	A+	2	23	8.6

Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC B.tech(Eve.) within 15 days of declaration of result , in the prescribed proforma.

Digitally Signed by Madhukar Cherukuri , OIC (Results)

Date: 20/01/2023 valid only if downloaded from http://exam.dtu.ac.in

Controller Of Examination

# **Delhi Technological University**

Visit - http://exam.dtu.ac.in

(Formerly Delhi College of Engineering) **Regular Result Notification** 

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOVEMBER, 2022 IS DECLARED AS UNDER: -

Program: Master of Technology

1517

Sem: I

Notification No.

Branch: VLSI Design & Embedded System														
	TC : Total	Credits	DT : Detained	AB : Absent					RL : Result Later		RW : Res	ult Withdrawn		
	VLS501 : ANALOG IC DESIGN VLS5307 : Organic and Flexible Electronics		VLS503 : DIG VLS5201 : Se			401 : Digital [ 207 : Selecte	-	IDL (VERILOG) SI	VLS6401 : Mixed Signal Design					
	Sr.No	Name	Roll No. Credits	VLS501	VLS503	VLS5401	VLS6401	VLS5307	VLS5201 2	VLS6207		тс	SGPA	Papers Failed
	12	RUPESH KUMAR	2K22/VLS/12	B+	Α	B+	B+	В	Α	B+		23	7.13	
	13	SACHIN SYAL	2K22/VLS/13	0	0	A+	A+	Α	A+	0		23	9.30	
	14	SAGAR GOSAI	2K22/VLS/14	A	А	Α	B+	B+	Α	A		23	7.70	
	15	SHALU KESHARI	2K22/VLS/15	A	А	Α	B+	B+	B+	A		23	7.61	
	16	SHIV SHANKAR YADAV	2K22/VLS/16	Α	Α	B+	Α	B+	B+	A		23	7.61	
	17	SHUBHAM AGGARWAL	2K22/VLS/17	В	B+	В	B+	В	Α	B+		23	6.61	
	18	SHUBHAM GUPTA	2K22/VLS/18	А	А	A+	Α	Α	Α	A		23	8.17	
	19	SUNRIKA	2K22/VLS/19	А	A+	A+	Α	Α	Α	A		23	8.35	
	20	SURAJ GUPTA	2K22/VLS/20	0	A+	A+	B+	A+	0	A+		23	8.91	

Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC B.tech(Eve.) within 15 days of declaration of result, in the prescribed proforma.

Digitally Signed by Madhukar Cherukuri, OIC (Results) Date: 20/01/2023 valid only if downloaded from http://exam.dtu.ac.in

Controller Of Examination



## **Delhi Technological University**

Visit - http://exam.dtu.ac.in

(Formerly Delhi College of Engineering) **Regular Result Notification** 

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOVEMBER, 2022 IS DECLARED AS UNDER: -

**Program: Master of Technology** 

Sem: I

1517

Notification No.

TC: Total Credits DT : Detained AB : Absent RL: Result Later RW: Result Withdrawn

VLS501: ANALOG IC DESIGN VLS503: DIGITAL CMOS IC DESIGN VLS5401: Digital Design With HDL (VERILOG) VLS6401: Mixed Signal Design

VLS5307: Organic and Flexible Electronics VLS5201 : Seminar VLS6207 : Selected topics in VLSI

Branch: VLSI Design & Embedded System

Sr.No	Name	Roll No. Credits	VLS501	VLS503	VLS5401	VLS6401	VLS5307	VLS5201	VLS6207	TC	SGPA
21	SURAJ KUMAR	2K22/VLS/21	A+	A+	A+	<del>т</del> В+	A	A	A	23	8.35
22	TARUN GUPTA	2K22/VLS/22	A+	0	Α	A+	A+	A+	0	23	9.09
23	VIPIN KUMAR SHARMA	2K22/VLS/23	A+	A	A	A	A	A+	A+	23	8.35

Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC B.tech(Eve.) within 15 days of declaration of result, in the prescribed proforma.

Controller Of Examination